

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) | [Sitemap](#)

Welcome United States Patent and Trademark Office

SEARCH RESULTS[BROWSE](#)[SEARCH](#)[IEEE XPLOR GUIDE](#)[SUPPORT](#)

Results for "((cosimulation and 'boundary scan protocol' and 'high level modeling')<in>metadata)"
Your search matched **0** documents.

 [e-mail](#) [printer](#)

A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

» Search Options[View Session History](#)**Modify Search**[New Search](#) Check to search only within this results set**» Key**Display Format: Citation Citation & Abstract**IEEE JNL** IEEE Journal or Magazine**No results were found.****IEE JNL** IEE Journal or Magazine**IEEE CNF** IEEE Conference Proceeding

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising search.

IEE CNF IEE Conference Proceeding**IEEE STD** IEEE Standard[Help](#) [Contact Us](#) [Privacy & Security](#)

© Copyright 2006 IEEE – All Rights Reserved

Indexed by

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) | [Sitemap](#)

Welcome United States Patent and Trademark Office

Search Results[BROWSE](#)[SEARCH](#)[IEEE XPLOR GUIDE](#)[SUPPOR](#)

Results for "((cosimulation and 'boundary scan protocol' and 'reconfigurable hardware')<in>metadata)"

Your search matched **0** documents.A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order. [e-mail](#) [printer](#)**» Search Options**[View Session History](#)**Modify Search**[New Search](#) Check to search only within this results set**» Key**Display Format: Citation Citation & Abstract**IEEE JNL** IEEE Journal or Magazine**No results were found.****IEE JNL** IEE Journal or Magazine**IEEE CNF** IEEE Conference Proceeding

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

IEE CNF IEE Conference Proceeding**IEEE STD** IEEE Standard[Help](#) [Contact Us](#) [Privacy & Security](#)

© Copyright 2006 IEEE – All Rights Reserved

Indexed by

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) | [Sitemap](#)

Welcome United States Patent and Trademark Office

Search Results[BROWSE](#)[SEARCH](#)[IEEE XPLOR GUIDE](#)[SUPPOR](#)

Results for "((high level modeling' and 'boundary scan protocol' and 'reconfigurable hardware')<in>m..."

 [e-mail](#) [printer](#)Your search matched **0** documents.A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.**» Search Options**[View Session History](#)**Modify Search**[New Search](#) Check to search only within this results set**» Key**Display Format: Citation Citation & Abstract**IEEE JNL** IEEE Journal or Magazine**No results were found.****IEE JNL** IEE Journal or Magazine**IEEE CNF** IEEE Conference Proceeding

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising search.

IEE CNF IEE Conference Proceeding**IEEE STD** IEEE StandardIndexed by
 Inspec®[Help](#) [Contact Us](#) [Privacy & Security](#)

© Copyright 2006 IEEE – All Rights Reserved

[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)**Search:** The ACM Digital Library The Guide

+cosimulation +"boundary scan protocol" +"high level modeling

SEARCH

Nothing Found

Your search for **+cosimulation +"boundary scan protocol" +"high level modeling"** did not return any results.

You may want to try an [Advanced Search](#) for additional options.

Please review the [Quick Tips](#) below or for more information see the [Search Tips](#).

Quick Tips

- Enter your search terms in lower case with a space between the terms.

sales offices

You can also enter a full question or concept in plain language.

Where are the sales offices?

- Capitalize proper nouns to search for specific people, places, or products.

John Colter, Netscape Navigator

- Enclose a phrase in double quotes to search for that exact phrase.

"museum of natural history" "museum of modern art"

- Narrow your searches by using a **+** if a search term must appear on a page.

museum +art

- Exclude pages by using a **-** if a search term must not appear on a page.

museum -Paris

Combine these techniques to create a specific search query. The better your description of the information you want, the more relevant your results will be.

museum +"natural history" dinosaur -Chicago

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2006 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)**Search:** The ACM Digital Library The Guide**SEARCH**

Nothing Found

Your search for **+cosimulation +"boundary scan protocol" +"reconfigurable hardware"** did not return any results.

You may want to try an [Advanced Search](#) for additional options.

Please review the [Quick Tips](#) below or for more information see the [Search Tips](#).

Quick Tips

- Enter your search terms in lower case with a space between the terms.

sales offices

You can also enter a full question or concept in plain language.

Where are the sales offices?

- Capitalize proper nouns to search for specific people, places, or products.

John Colter, Netscape Navigator

- Enclose a phrase in double quotes to search for that exact phrase.

"museum of natural history" "museum of modern art"

- Narrow your searches by using a **+** if a search term must appear on a page.

museum +art

- Exclude pages by using a **-** if a search term must not appear on a page.

museum -Paris

Combine these techniques to create a specific search query. The better your description of the information you want, the more relevant your results will be.

museum +"natural history" dinosaur -Chicago

[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)**Search:** The ACM Digital Library The Guide

+"high level modeling" +"boundary scan protocol" +"reconfigurable hardware"

SEARCH

Nothing Found

Your search for **+"high level modeling" +"boundary scan protocol" +"reconfigurable hardware"** did not return any results.

You may want to try an [Advanced Search](#) for additional options.

Please review the [Quick Tips](#) below or for more information see the [Search Tips](#).

Quick Tips

- Enter your search terms in lower case with a space between the terms.

sales offices

You can also enter a full question or concept in plain language.

Where are the sales offices?

- Capitalize proper nouns to search for specific people, places, or products.

John Colter, Netscape Navigator

- Enclose a phrase in double quotes to search for that exact phrase.

"museum of natural history" "museum of modern art"

- Narrow your searches by using a **+** if a search term must appear on a page.

museum +art

- Exclude pages by using a **-** if a search term must not appear on a page.

museum -Paris

Combine these techniques to create a specific search query. The better your description of the information you want, the more relevant your results will be.

museum +"natural history" dinosaur -Chicago

EAST SEARCH

L#	Hits	Search String	Date
S1	153	hardware with (co-simulation or cosimulation)	12/5/2006
S2	292	co-simulation or cosimulation	
S3	1154	high level near2 (model\$3)	
S4	37	S2 and S3	
S5	1409	S2 or S3	
S6	52	S5 and "boundary scan"	
S7	17	S5 and ("boundary scan" near2 (interface or protocol))	
S8	2	S5 and (boundary-scan near2 (interface or protocol))	
S9	1	S5 and ("boundary scan" with ((reconfigurable or re-configurable) near2 hardware))	
S10	28	S5 and (interface with((reconfigurable or re-configurable) near2 hardware))	
S11	2	S5 and ("boundary scan" with translat\$3)	
S12	71	S5 and (protocol with translat\$3)	
S14	11	S5 and ((component or element) near2 wrapper)	
S15	1	S5 and (wrapper with (memory near2 map))	
S16	4	S5 and ((component or element) with (memory near2 map))	
S17	83	S5 and ((component or element) with register)	
S18	8	S5 and (translat\$3 with (shift near2 register))	
S19	1	S5 and (translat\$3 with (shift\$3 near2 serially))	
S20	4	S5 and (shift\$3 near2 serially)	
S21	1	S5 and ((address near2 decoder) with (memory near2 map))	
S22	8	S5 and (translat\$3 with wrapper)	
S23	1	S5 and ((mapping near2 data) with (addressable near2 memory))	
S24	156	S4 or S6 or S7 or S8 or S9 or S10 or S11 or S12 or S13 or S14 or S15 or S16 or S18 or S19	
S25	34	S17 and S24	
S26	156	S24 or S25	
S13	14	S5 and ((second or another) near2 protocol)	
S27	14	S26 and S13	
S28	11	S26 and S14	
S29	4	S26 and S16	
S30	8	S26 and S18	
S31	8	S26 and S22	
S32	3	6,907,584 pn.	
S33	8	S36 and (translat\$3 with wrapper)	
S34	1	S36 and ("boundary scan" with ((reconfigurable or re-configurable) near2 hardware))	
S35	1	S36 and ((address near2 decoder) with (memory near2 map))	
S36	2	S36 and ("boundary scan" with translat\$3)	
S37	11	S36 and ((component or element) near2 wrapper)	
S38	292	co-simulation or cosimulation	
S39	4	S36 and (shift\$3 near2 serially)	
S40	8	S36 and (translat\$3 with (shift near2 register))	
S41	4	S36 and ((component or element) with (memory near2 map))	
S42	2	S36 and ((component or element) with (memory near2 map))	
S43	1	S36 and ((component or element) with (memory near2 map))	
S44	8	S36 and ((component or element) with (memory near2 map))	
S45	4	S36 and ((component or element) with (memory near2 map))	
S46	8	S36 and ((component or element) with (memory near2 map))	
S47	4	S36 and ((component or element) with (memory near2 map))	

S39	2	S36 and (boundary-scan near2 (interface or protocol))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S43	71	S36 and (protocol with translat\$3)	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S41	28	S36 and (interface with((reconfigurable or re-configurable) near2 hardware))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S34	1134	high level near2 (model\$3)	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S35	37	S36 and ((mapping near2 data) with (addressable near2 memory))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S34	1	S48 and S55	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S56	34	S35 or S37 or S38 or S39 or S40 or S41 or S42 or S43 or S44 or S45 or S46 or S47 or S49 c	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S55	156	S55 or S56	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S57	156	S36 and ((second or another) near2 protocol)	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S44	14	S36 and "boundary scan"	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S37	52	S36 and (translat\$3 with (shift\$3 near2 serially))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S50	1	S36 and ((component or element) with register)	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S48	83	S36 and (wrapper with (memory near2 map))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S46	1	S33 or S34	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S36	1409	S36 and ("boundary scan" near2 (interface or protocol))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S38	17		20060117274
S58	2	co-simulation or cosimulation	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S59	311	high level near2 (model\$3)	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S60	1252	S59 and S60	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S61	41	S62 and "boundary scan"	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S62	1522	S62 and ((boundary scan" near2 (interface or protocol))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S63	53	S62 and (interface with((reconfigurable or re-configurable) near2 hardware))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S64	17	S62 and ("boundary scan" with ((reconfigurable or re-configurable) near2 hardware))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S65	2	S62 and ("boundary scan" with translat\$3)	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S67	28	S62 and ((mapping near2 data) with (addressable near2 memory))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S66	1	S62 and (protocol with translat\$3)	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S68	2	S62 and ((second or another) near2 protocol)	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S80	1	S62 and (wrapper with (memory near2 map))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S69	73	S62 and (component or element) with (memory near2 map))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S82	36	S62 and ((component or element) with register)	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S70	15	S62 and ((component or element) with (shift\$3 near2 serially))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S71	11	S62 and (wrapper with (memory near2 map))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S73	4	S62 and ((component or element) with register)	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S72	1	S62 and (translat\$3 with (shift\$3 near2 serially))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S74	89	S62 and (translat\$3 with (shift\$3 near2 serially))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S75	8	S62 and (translat\$3 with (shift\$3 near2 serially))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S76	1	S62 and (translat\$3 with (shift\$3 near2 serially))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S77	4	S62 and (translat\$3 with (shift\$3 near2 serially))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S78	1	S62 and ((address near2 decoder) with (memory near2 map))	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S79	8	S62 and (translat\$3 with wrapper)	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S81	164	S61 or S63 or S64 or S65 or S66 or S67 or S68 or S69 or S70 or S71 or S72 or S73 or S75 c	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S83	164	S81 or S82	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S85	0	S84 and (co-simulation or cosimulation)	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S86	0	S84 and "boundary scan"	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S87	0	S84 and protocol	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S88	0	S84 and wrapper	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
S89	2	7,085,706 pn.	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB
	17	S83 and (S64 or S65)	US_PGPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB

EAST SEARCH

12/5/2006

Results of search set S91:

Document Kind	Code	Title	Issue Date	Current OR	Abstract
US	200600117274 A1	Behavior processor system and method	20060601	716/1	
US	200600083205 A1	Method and system for wireless networking using coordinated dynamic spectrum access	20060420	370/338	
US	200600115674 A1	Self-booting software defined radio module	20060119	71/1101	
US	20050267729 A1	Extensible memory architecture and communication protocol for supporting multiple devices	20051201	703/25	
US	20050256691 A1	Post initial microcode load co-simulation method, system, and program product	20051117	703/14	
US	20050229170 A1	Optimized system-level simulation	20051013	717/165	
US	20050228630 A1	VCD-on-demand system and method	20051013	703/19	
US	20050228628 A1	System-level simulation of interconnected devices	20051013	703/13	
US	20050228827 A1	System-level simulation of devices having diverse timing	20051013	703/13	
US	20050216594 A1	Instant messaging communications channel for transporting data between objects executing in different environments	20050929	709/227	
US	20050198606 A1	Compilation of remote procedure calls between a timed HDL model on a reconfigurable hardware device and a computer program product for reliable multicast transport of data	20050908	716/18	
US	20050160345 A1	Apparatus, system, method and computer program product for reliable multicast transport of data	20050721	714/776	
US	20050144585 A1	Method and system for hardware accelerated verification of digital circuit design and its testability	20050630	716/18	
US	20050102125 A1	Inter-chip communication system	20050512	703/14	
US	200500895300 A1	Trust mechanism for a peer-to-peer network computing platform	20050421	709/204	
US	20040260528 A1	Co-simulation via boundary scan interface	20041223	703/14	
US	20040247316 A1	SYSTEM AND METHOD FOR PERFORMING IN-SERVICE FIBER OPTIC NETWORK CERTIFICATION	20041209	398/47	
US	20040236556 A1	Multi-user server system and method	20041125	703/14	
US	20040181385 A1	HDL Co-simulation in a high-level modeling system	20040916	703/14	
US	20040162871 A1	Infrastructure for accessing a peer-to-peer network environment	20040819	709/201	
US	20040143801 A1	System and method for unique naming of resources in networked environments	20040729	709/200	
US	20040143826 A1	Structured algorithmic programming language approach to system design	20040722	716/3	
US	20040133640 A1	Presence detection using mobile agents in peer-to-peer networks	20040708	709/204	
US	20040111252 A1	Method and system for emulating a design under test associated with a test environment	20040610	703/28	
US	20040098447 A1	System and method for submitting and performing computational tasks in a distributed heterogenous environment	20040520	709/201	
US	20040088646 A1	Collaborative content coherence using mobile agents in peer-to-peer networks	20040506	715/500	
US	20040088369 A1	Peer trust evaluation using mobile agents in peer-to-peer networks	20040506	709/217	
US	20040088348 A1	Managing distribution of content using mobile agents in peer-to-peer networks	20040506	709/202	
US	20040088347 A1	Mobile agents in peer-to-peer networks	20040506	709/202	
US	20040064693 A1	Distributed indexing of identity information in a peer-to-peer network	20040401	713/168	
US	20040064568 A1	Presence detection using distributed indexes in peer-to-peer networks	20040401	709/228	
US	20040064512 A1	Instant messaging using distributed indexes	20040401	709/206	
US	20040031038 A1	Peer-to-peer email messaging	20040401	719/315	
US	20040030794 A1	System and method for providing multiple embodiments of abstract software modules in peer-to-peer networks	20040401	709/230	
US	20040030743 A1	System and method for describing and identifying abstract software modules in peer-to-peer networks	20040212	709/203	
US	20040015816 A1	Coordination synthesis for software systems	20040122	717/101	
US	20030191615 A1	Synchronization of multiple simulation domains in an EDA simulation environment	20031009	703/13	
US	20030182421 A1	Distributed identities	20030925	709/224	

US 20030154465 A1	Method and system for verifying modules destined for generating circuits	20030814 717/137
US 20030154191 A1	Logical data modeling and integrated application framework	20030814 707/2
US 20030144828 A1	Hub array system and method	20030731 703/21
US 20030115564 A1	Block based design methodology	20030619 716/8
US 20030115147 A1	Secure access method and system	20030619 705/64
US 20030095620 A1	System, method and article of manufacture for interface constructs in a programming language	20030605 703/22
US 20030095566 A1	Providing a camel based service to a subscriber terminal in a wan network and vice versa	20030522 370/465
US 20030074177 A1	Emulation system with time-multiplexed interconnect	20030417 703/25
US 20030070070 A1	System, method and article of manufacture for a simulator plug-in for co-simulation purposes	20030417 703/22
US 20030055898 A1	Trust spectrum for certificate distribution in distributed peer-to-peer networks	20030410 713/157
US 20030055894 A1	Propagating and updating trust relationships in distributed peer-to-peer networks	20030320 709/205
US 20030046671 A1	Representing trust in distributed peer-to-peer networks	20030320 709/204
US 20030046668 A1	System, method and article of manufacture for signal constructs in a programming language	20030306 717/141
US 20030041141 A1	System, method and article of manufacture for using a library map to create and maintain IP cores	20030306 717/131
US 20030037321 A1	Peer-to-peer presence detection	20030227 709/223
US 20030035394 A1	System, method and article of manufacture for extensions in a programming language capable of supporting multiple memory spaces	20030220 717/149
US 20030033588 A1	System, method and article of manufacture for using a library map to create and maintain IP cores	20030213 717/141
US 20030028864 A1	System, method and article of manufacture for successive compilations using incomplete parallelism	20030213 717/107
US 20030028585 A1	Distributed trust mechanism for decentralized networks	20030206 717/141
US 20030025251 A1	Bootstrapping for joining the peer-to-peer environment	20030206 709/201
US 20020199173 A1	System, method and article of manufacture for a debugger capable of operating across multiple platforms	20030102 370/465
US 20020194581 A1	Methods and systems for automatically translating geometric data	20021226 717/129
US 20020188657 A1	Resource identifiers for a peer-to-peer environment	20021219 717/136
US 20020184358 A1	Peer-to-peer communication pipes	20021212 709/201
US 20020184357 A1	Rendezvous for locating peer-to-peer resources	20021205 709/223
US 20020184311 A1	Peer-to-peer network computing platform	20021205 709/204
US 20020184310 A1	Providing peer groups in a peer-to-peer environment	20021205 709/204
US 20020177990 A1	Distributed logic analyzer for use in a hardware logic emulation system	20021128 703/28
US 20020166998 A1	Block based design methodology	20021107 716/1
US 20020161568 A1	Memory circuit for use in hardware emulation system	20021031 703/25
US 20020152299 A1	Reliable peer-to-peer connections	20021017 709/223
US 20020152060 A1	Inter-chip communication system	20021017 703/17
US 20020147810 A1	Peer-to-peer resource resolution	20021010 709/224
US 20020147771 A1	Peer-to-peer computing architecture	20021010 709/203
US 20020143944 A1	Advertisements for peer-to-peer computing resources	20021003 709/225
US 20020143855 A1	Relay peers for extending peer availability in a peer-to-peer networking environment	20021003 709/202
US 20020133788 A1	Structured algorithmic programming language approach to system design	20020919 716/3
US 20020083420 A1	Method of co-simulating a digital circuit	20020627 717/135
US 20020073380 A1	Block based design methodology with programmable components	20020613 716/1
US 20020073375 A1	Method and apparatus for test generation during circuit design	20020613 714/739
US 20020059054 A1	Method and system for virtual prototyping	20020516 703/20
US 20020059052 A1	Co-simulation of network components	20020516 703/13
US 20020040352 A1	Method and system for producing an electronic business network	20020404 705/80
US 20020016952 A1	Block based design methodology	20020207 716/18
US 20010042237 A1	Block based design methodology	20011115 716/8
US 20010039641 A1	Block based design methodology	20011108 716/8
US 20010025369 A1	Block based design methodology	20010927 716/18

US 20010018756 A1	Block based design methodology	20010830 716/1
US 20010016933 A1	System using peer discovery and peer membership protocols for accessing peer-to-peer plat	20010823 716/1
US 7065579 B2	Scan chain verification using symbolic simulation	20060620 709/230
US 7055118 B1	System and method for converting a graphical program including a structure node into a hard	20060530 716/5
US 7010470 B2	Method and apparatus for unified simulation	20060307 703/2
US 6993469 B1	Specifying portions of a graphical program for respective execution by a processor and a pro	20060131 703/15
US 6993466 B2	Graphical program having a timing specification and method for conversion into a hardware i	20060131 703/2
US 6983228 B2	Block based design methodology with programmable components	20060103 703/2
US 6978425 B1	Specifying and targeting portions of a graphical program for real-time response	20051220 716/1
US 6968514 B2	Graphical program with various function icons and method for conversion into hardware impl	20051122 716/1
US 6961686 B2	Method to verify the performance of BiST circuitry for testing embedded memory	20051101 703/2
US 6954724 B2	Design of an application specific processor (ASP)	20051011 703/2
US 6941499 B1	Specifying and targeting portions of a graphical program for execution by multiple targets	20050930 703/21
US 6937973 B1	System and method for configuring a device to perform measurement functions utilizing conv	20050823 703/2
US 6934668 B2	Method and system for generating a circuit design including a peripheral component connect	20050823 703/2
US 6934667 B2	Low latency FIFO circuits for mixed asynchronous and synchronous systems	20050201 326/93
US 6883147 B1	Time-multiplexing data between asynchronous clock domains within cycle simulation and em	20050111 703/23
US 6850092 B2	Memory mapping system and method	20041026 710/22
US 6842728 B2	Emulation system with multiple asynchronous clocks	20040831 716/4
US 6810442 B1	Multi-board connection system for use in electronic design automation	20040622 710/317
US 6785873 B1	Memory circuit for use in hardware emulation system	20040504 703/24
US 6732068 B2	Blocked based design methodology	20040420 716/4
US 6725432 B2	Block based design methodology	20040302 716/10
US 6701504 B2	Structured algorithmic programming language approach to system design	20040302 716/8
US 6698002 B2	Blocked based design methodology	20040224 716/4
US 6694501 B2	Block based design methodology	20040217 716/10
US 6694488 B1	System for the design of high-performance communication architecture for system-on-chips u	20040217 716/1
US 6694464 B1	Method and apparatus for dynamically testing electrical interconnect	20040217 714/725
US 6691301 B2	System, method and article of manufacture for signal constructs in a programming language	20040210 717/114
US 6686914 B2	Methods and systems for automatically translating geometric data	20040203 345/420
US 6651225 B1	Dynamic evaluation logic system and method	20031118 716/4
US 6631470 B2	Block based design methodology	20031007 716/3
US 6629293 B2	Block based design methodology	20030930 716/4
US 6594800 B2	Block based design methodology	20030715 716/1
US 6574778 B2	Block based design methodology	20030603 716/1
US 6567957 B1	Block based design methodology	20030520 716/4
US 6530054 B2	Method and apparatus for test generation during circuit design	20030304 714/739
US 6498999 B1	Method and apparatus for design verification of an integrated circuit using a simulation test b	20021224 702/120
US 6493841 B1	Method and apparatus for determining expected values during circuit design verification	20021210 714/741
US 6484280 B1	Scan path test support	20021119 714/726
US 6484135 B1	Method for adaptive test generation via feedback from dynamic emulation	20021119 703/23
US 6449284 B1	Methods and means for managing multimedia call flow	20020910 370/466
US 6421251 B1	Array board interconnect system and method	20020716 361/788
US 6389379 B1	Verification system and method	20020514 703/14
US 6377912 B1	Emulation system with time-multiplexed interconnect	20020423 703/28
US 6347388 B1	Method and apparatus for test generation during circuit design	20020212 714/739

US 6346879 B1	Verification of message sequence charts	20020212 340/500
US 6321366 B1	Timing-insensitive glitch-free logic system and method	20011120 716/6
US 6269467 B1	Block based design methodology	20010731 716/1
US 6263303 B1	Simulator architecture	20010717 703/19
US 6182258 B1	Method and apparatus for test generation during circuit design	20010130 714/739
US 6152612 A	System and method for system level and circuit level modeling and design simulation using C	20001128 703/23
US 6134516 A	Simulation server system and method	20001017 703/27
US 6026230 A	Memory simulation system and method	20000215 703/13
US 6009256 A	Simulation/emulation system and method	19991228 703/13
US 5960191 A	Emulation system with time-multiplexed interconnect	19990928 703/28
US 5943490 A	Distributed logic analyzer for use in a hardware logic emulation system	19990824 703/28
US 5870588 A	Design environment and a design method for hardware/software co-design	19990209 703/13
US 5838948 A	System and method for simulation of computer systems combining hardware and software int	19981117 703/27
US 5657450 A	Method and apparatus for time estimation and progress feedback on distal access operations	19970812 707/10
US 5539652 A	Method for manufacturing test simulation in electronic circuit design	19960723 703/14
US 5493672 A	Concurrent simulation of host system at instruction level and input/output system at logic leve	19960220 703/21
US 5214784 A	Sequence of events detector for serial digital data which selectively outputs match signal in t	19930525 714/39
US 4437184 A	Method of testing a data communication system	19840313 714/38
US 20040260528 A	Co-simulation system for interfacing high-level modeling system for electronic circuit design, I	20041223
WO 2003012640 A	Behavior processor system for operating portion of user design and interfacing with host test	20030213
GB 2370134 A	Digital circuit co-simulation method for integrated circuit designing involves converting model:	20020619

Inventorship checked

10/600885 Jonathan Ballag et al.

L#	Hits	Search String	Databases
L1	128	co-simulation or cosimulation	US-PGPUB
L2	622	high level near2 (model\$3)	US-PGPUB
L3	738	1 or 2	US-PGPUB
L4	1	3 and (boundary-scan near2 (interface or protocol))	US-PGPUB
L5	6	3 and ("boundary scan" near2 (reconfigurable or re-configurable))	US-PGPUB
L6	6	4 or 5	US-PGPUB
L7	10	3 and (interface with((reconfigurable or re-configurable) near2 hardware))	US-PGPUB
L8	1	3 and ("boundary scan" with translat\$3)	US-PGPUB
L9	10	6 or 7 or 8	US-PGPUB
L10	1	9 and (protocol.CLM.)	US-PGPUB
L11	1	9 and ("boundary scan".CLM.)	US-PGPUB
L12	6	9 and ("reconfigurable".CLM.)	US-PGPUB

10/600885

Jonathan Ballag et al.

EAST SEARCH

12/5/2006

Results of search set S91:	
Document Kind	Codes Title
US 20060117274 A1	Behavior processor system and method
US 20060083205 A1	Method and system for wireless networking using coordinated dynamic spectrum access
US 20060015674 A1	Self-booting software defined radio module
US 20050267729 A1	Extensible memory architecture and communication protocol for supporting multiple devices i
US 20050256691 A1	Post initial microcode load co-simulation method, system, and program product
US 20050229170 A1	Optimized system-level simulation
US 20050228630 A1	VCD-on-demand system and method
US 20050228628 A1	System-level simulation of interconnected devices
US 20050228627 A1	Instant messaging communications channel for transporting data between objects executing
US 20050216594 A1	Compilation of remote procedure calls between a timed HDL model on a reconfigurable hard
US 20050198606 A1	Apparatus, system, method and computer program product for reliable multicast transport of
US 20050160345 A1	Method and system for hardware accelerated verification of digital circuit design and its testb
US 20050144585 A1	Inter-chip communication system
US 20050102125 A1	20050512 703/14

US 20050086300 A1	Trust mechanism for a peer-to-peer network computing platform	20050421 709/204
US 20040260528 A1	Co-simulation via boundary scan interface	20041223 703/14
US 20040247316 A1	SYSTEM AND METHOD FOR PERFORMING IN-SERVICE FIBER OPTIC NETWORK CERTIFICATION	20041209 398/47
US 20040236556 A1	Multi-user server system and method	20041125 703/14
US 20040181385 A1	HDL Co-simulation in a high-level modeling system	20040916 703/14
US 20040162871 A1	Infrastructure for accessing a peer-to-peer network environment	20040729 709/201
US 20040143801 A1	System and method for unique naming of resources in networked environments	20040722 716/3
US 20040133640 A1	Structured algorithmic programming language approach to system design	20040708 709/204
US 2004011252 A1	Presence detection using mobile agents in peer-to-peer networks	20040610 703/28
US 20040098447 A1	Method and system for emulating a design under test associated with a test environment	20040520 709/201
US 20040088646 A1	System and method for submitting and performing computational tasks in a distributed heterogeneous environment	20040506 715/500
US 20040088369 A1	Collaborative content coherence using mobile agents in peer-to-peer networks	20040506 709/217
US 20040088348 A1	Peer trust evaluation using mobile agents in peer-to-peer networks	20040506 709/202
US 20040088347 A1	Managing distribution of content using mobile agents in peer-to-peer networks	20040506 709/202
US 20040064693 A1	Mobile agents in peer-to-peer networks	20040401 713/168
US 20040064568 A1	Distributed indexing of identity information in a peer-to-peer network	20040401 709/228
US 20040064512 A1	Presence detection using distributed indexes in peer-to-peer networks	20040401 709/206
US 20040064511 A1	Instant messaging using distributed indexes	20040401 709/206
US 20040031038 A1	Peer-to-peer email messaging	20040212 719/315
US 20040030794 A1	System and method for providing multiple embodiments of abstract software modules in peer-to-peer networks	20040212 709/230
US 20040030743 A1	System and method for describing and identifying abstract software modules in peer-to-peer networks	20040212 709/203
US 20040015816 A1	Coordination synthesis for software systems	20040122 717/101
US 20030191615 A1	Synchronization of multiple simulation domains in an EDA simulation environment	20031009 703/13
US 20030182421 A1	Distributed identities	20030925 709/224
US 20030154465 A1	Method and system for verifying modules destined for generating circuits	20030814 717/137
US 20030154191 A1	Logical data modeling and integrated application framework	20030814 707/2
US 20030144828 A1	Hub array system and method	20030731 703/21
US 20030115564 A1	Block based design methodology	20030619 716/8
US 20030115147 A1	Secure access method and system	20030619 705/64
US 20030105620 A1	System, method and article of manufacture for interface constructs in a programming language	20030605 703/22
US 20030095566 A1	Providing a camel based service to a subscriber terminal in a win network and vice versa	20030522 370/465
US 20030074178 A1	Emulation system with time-multiplexed interconnect	20030417 703/25
US 20030074177 A1	System, method and article of manufacture for a simulator plug-in for co-simulation purposes	20030417 703/22
US 20030070070 A1	Trust spectrum for certificate distribution in distributed peer-to-peer networks	20030410 713/157
US 20030055898 A1	Propagating and updating trust relationships in distributed peer-to-peer networks	20030320 709/205
US 20030055894 A1	Representing trust in distributed peer-to-peer networks	20030320 709/204
US 20030046667 A1	System, method and article of manufacture for signal constructs in a programming language	20030305 717/141
US 20030046668 A1	System, method and article of manufacture for distributing IP cores	20030305 717/131
US 20030041141 A1	Peer-to-peer presence detection	20030227 709/223
US 20030037321 A1	System, method and article of manufacture for extensions in a programming language capable of supporting peer-to-peer communication	20030220 717/149

US 20030033594 A1	System, method and article of manufacture for parameterized expression libraries	20030213 717/141
US 20030028864 A1	System, method and article of manufacture for using a library map to create and maintain IP, distributed trust mechanism for decentralized networks	20030206 717/141
US 2003002521 A1	Bootstrapping for joining the peer-to-peer environment	20030102 370/465
US 20020199173 A1	System, method and article of manufacture for a debugger capable of operating across multi-peer identifiers for a peer-to-peer environment	20021226 717/129
US 20020184357 A1	Methods and systems for automatically translating geometric data	20021219 717/136
US 20020184311 A1	Rendezvous for locating peer-to-peer resources	20021205 709/223
US 20020184310 A1	Peer-to-peer network computing platform	20021205 709/204
US 20020177990 A1	Providing peer groups in a peer-to-peer environment	20021128 703/28
US 20020166098 A1	Distributed logic analyzer for use in a hardware logic emulation system	20021107 716/1
US 20020161568 A1	Block-based design methodology	20021031 703/25
US 20020152299 A1	Memory circuit for use in hardware emulation system	20021017 709/223
US 20020152060 A1	Reliable peer-to-peer connections	20021017 703/17
US 20020147810 A1	Inter-chip communication system	20021010 709/224
US 20020147771 A1	Peer-to-peer resource resolution	20021010 709/203
US 20020143944 A1	Peer-to-peer computing architecture	20021003 709/225
US 20020143855 A1	Advertisements for peer-to-peer computing resources	20021003 709/202
US 20020133788 A1	Relay peers for extending peer availability in a peer-to-peer networking environment	20020919 716/3
US 20020083420 A1	Structured algorithmic programming language approach to system design	20020627 717/135
US 20020073380 A1	Method of co-simulating a digital circuit	20020613 716/1
US 20020073375 A1	Block based design methodology with programmable components	20020613 714/739
US 20020059054 A1	Method and apparatus for test generation during circuit design	20020516 703/20
US 20020059052 A1	Method and system for virtual prototyping	20020516 703/13
US 20020040352 A1	Method and system for producing an electronic business network	20020404 705/80
US 20020040352 A1	Co-simulation of network components	20020207 716/18
US 20010042237 A1	Method and system for producing an electronic business network	20020207 716/18
US 20010039641 A1	Block based design methodology	20011115 716/8
US 20010025369 A1	Block based design methodology	20011108 716/8
US 20010018756 A1	Block based design methodology	20010927 716/18
US 20010016933 A1	Block based design methodology	20010830 716/1
US 7065579 B2	System using peer discovery and peer membership protocols for accessing peer-to-peer platform	20060620 709/230
US 7055118 B1	Scan chain verification using symbolic simulation	20060530 716/5
US 7010470 B2	System and method for converting a graphical program including a structure node into a hard	20060307 703/2
US 6993469 B1	Method and apparatus for unified simulation	20060131 703/15
US 6993466 B2	Specifying portions of a graphical program for respective execution by a processor and a processor	20060131 703/2
US 6983228 B2	Graphical program having a timing specification and method for conversion into a hardware interface	20060103 703/2
US 6978425 B1	Methodology for the design of high-performance communication architectures for system-on-	20051220 716/1

US 6968514 B2	Block based design methodology with programmable components	20051122 716/1
US 6961686 B2	Specifying and targeting portions of a graphical program for real-time response	20051101 703/2
US 6954724 B2	Graphical program with various function icons and method for conversion into hardware impl	20051011 703/2
US 6941499 B1	Method to verify the performance of BLST circuitry for testing embedded memory	20050906 714/741
US 6937973 B1	Design of an application specific processor (ASP)	20050830 703/21
US 6934668 B2	Specifying and targeting portions of a graphical program for execution by multiple targets	20050823 703/2
US 6934667 B2	System and method for configuring a device to perform measurement functions utilizing conv	20050419 716/1
US 6883147 B1	Method and system for generating a circuit design including a peripheral component connecti	20050201 326/93
US 6850092 B2	Low latency FIFO circuits for mixed asynchronous and synchronous systems	20050111 703/23
US 6842728 B2	Time-multiplexing data between asynchronous clock domains within cycle simulation and em	20041026 710/22
US 6810442 B1	Memory mapping system and method	20040831 716/4
US 6785873 B1	Emulation system with multiple asynchronous clocks	20040622 710/317
US 6754763 B2	Multi-board connection system for use in electronic design automation	20040504 703/24
US 6732068 B2	Memory circuit for use in hardware emulation system	20040302 716/8
US 6725432 B2	Blocked based design methodology	20040224 716/4
US 6701504 B2	Structured algorithmic programming language approach to system design	20040217 716/10
US 6698002 B2	Blocked based design methodology	20040217 716/10
US 6694501 B2	Block based design methodology	20040217 716/10
US 6694488 B1	System for the design of high-performance communication architecture for system-on-chips t	20040217 716/10
US 6694464 B1	Method and apparatus for dynamically testing electrical interconnect	20040217 714/725
US 6691301 B2	System, method and article of manufacture for signal constructs in a programming language	20040210 717/114
US 6686914 B2	Methods and systems for automatically translating geometric data	20040203 345/420
US 6651225 B1	Dynamic evaluation logic system and method	20031118 716/4
US 6631470 B2	Block based design methodology	20031007 716/3
US 6629293 B2	Block based design methodology	20030930 716/4
US 6594800 B2	Block based design methodology	20030715 716/1
US 6574778 B2	Block based design methodology	20030603 716/1
US 6567957 B1	Block based design methodology	20030520 716/4
US 6530054 B2	Method and apparatus for test generation during circuit design	20030304 714/739
US 6498999 B1	Method and apparatus for design verification of an integrated circuit using a simulation test b	20021224 702/120
US 6493841 B1	Method and apparatus for determining expected values during circuit design verification	20021210 714/741
US 6484280 B1	Scan path test support	20021119 714/726
US 6484135 B1	Method for adaptive test generation via feedback from dynamic emulation	20021119 703/23
US 6449284 B1	Methods and means for managing multimedia call flow	20020910 370/466
US 6421251 B1	Array board interconnect system and method	20020716 361/788
US 6389379 B1	Verification system and method	20020514 703/14
US 6377912 B1	Emulation system with time-multiplexed interconnect	20020423 703/28
US 6347388 B1	Method and apparatus for test generation during circuit design	20020212 714/739
US 6346879 B1	Verification of message sequence charts	20020212 340/500
US 6321366 B1	Timing-insensitive glitch-free logic system and method	20011120 716/6

US 6269467 B1	Block based design methodology	20010731 716/1
US 6263303 B1	Simulator architecture	20010717 703/19
US 6182258 B1	Method and apparatus for test generation during circuit design	20010130 714/739
US 6152612 A	System and method for system level and circuit level modeling and design simulation using C	20001128 703/23
US 6134516 A	Simulation server system and method	20001017 703/27
US 6026230 A	Memory simulation system and method	20000215 703/13
US 6009256 A	Simulation/emulation system and method	19991228 703/13
US 5960191 A	Emulation system with time-multiplexed interconnect	19990928 703/28
US 5943490 A	Distributed logic analyzer for use in a hardware logic emulation system	19990824 703/28
US 5870588 A	Design environment and a design method for hardware/software co-design	19990209 703/13
US 5838948 A	System and method for simulation of computer systems combining hardware and software in Method and apparatus for time estimation and progress feedback on distal access operations	19981117 703/27
US 5657450 A	Method for manufacturing test simulation in electronic circuit design	19970812 707/10
US 5539652 A	Concurrent simulation of host system at instruction level and input/output system at logic level	19960723 703/14
US 5493672 A	Sequence of events detector for serial digital data which selectively outputs match signal in time	19960220 703/21
US 5214784 A	Method of testing a data communication system	19930525 714/39
US 4437184 A	Co-simulation system for interfacing high-level modeling system for electronic circuit design, Behavior processor system for operating portion of user design and interfacing with host test	19840313 714/38
WO 20040260528 A	Digital circuit co-simulation method for integrated circuit designing involves converting model:	20041223
GB 2370134 A		20030213
		20020619